

1 40050/JFO/B600-BP 1351

MEMORY MODULE WITH HIERARCHICAL FUNCTIONALITY

5

ABSTRACT OF THE DISCLOSURE

A hierarchical memory structure having memory cells, and sense amplifiers and decoders coupled with the memory cells to form first tier memory module, and subsequent tiers being formed by 10 having  $(n-1)$ -tier memory modules, which are coupled with  $(n)$ -tier sense amplifiers and  $(n)$ -tier decoders. Also provided are a single-ended sense amplifier having sample-and-hold reference, and a charge-share limited-swing-driver sense amplifier; an 15 asynchronously-resettable decoder; a wordline decoder having row redundancy; a redundancy device having redundant memory cells operated by a redundancy controller; a diffusion replica delay 20 circuit; a high-precision delay measurement circuit; and a data transfer bus circuit imposing a limited voltage swing on a data bus. Methods are provided for a write-after-read operation without an interposed precharge cycle, and write-after-write operation with an interposed precharge cycle are provided, either 25 operation being completed in less than one memory access cycle.

25

JFO/dmm

DMM IRV1042027.1--2/2/01 10:15 PM

30

35